

United States Patent Application
for
BUILT-IN TEST FOR MULTIPLE MEMORY CIRCUITS

Inventor(s) :

Alexander E. Andreev

Igor A. Vikhliantsev

Lav D. Ivanovic

EXPRESS MAIL LABEL NO. EL631249015US

DATE OF EXPRESS MAIL RECEIPT: December 21, 2001

BUILT-IN TEST FOR MULTIPLE MEMORY CIRCUITS

5

FIELD OF THE INVENTION

The present invention relates generally to the testing of integrated circuit memories. More specifically, but without limitation thereto, the present invention
10 relates to generating a set of test vectors for multiple memory circuits of different sizes.

BACKGROUND OF THE INVENTION

15

In circuit designs that include multiple memory devices, such as computers, it is desirable to be able to detect and locate memory errors. Conventional testing devices utilize complex routing interconnections, especially in circuits that include memory devices having
20 differing sizes. The complex routing results in a corresponding increase in cost for testing. Thus, there is a need for a memory testing device that overcomes these and other disadvantages.

25

SUMMARY OF THE INVENTION

In one aspect of the present invention, a memory test circuit includes a collar for coupling to a memory device for switching an address bus and a data bus of the
30 memory device between an external circuit and the collar in response to a switching signal; and a controller coupled to

the collar for generating the switching signal, a test vector, and control signals between the controller and the collar on as few as seven control lines for testing the memory device with the test vector. Multiple memory
5 devices of various sizes may be tested with the same controller concurrently.

In another aspect of the present invention, a method of testing a memory device includes switching an address bus and control lines of the memory device between
10 an external circuit and a collar in response to a switching signal; and generating the switching signal, a test vector, and control signals from a controller coupled to the collar by no more than eight control lines to test the memory device with the test vector.

15

DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The present invention is illustrated by way of
20 example and not limitation in the accompanying figures, in which like references indicate similar elements throughout the several views of the drawings, and in which:

FIG. 1 illustrates a schematic diagram of a memory test circuit according to an embodiment of the
25 present invention;

FIG. 2 illustrates a schematic diagram of a collar for the memory test circuit of FIG. 1;

FIG. 3 illustrates a schematic diagram of a data register for the collar of FIG. 2;

30 FIG. 4 illustrates a schematic diagram of an address register for the collar of FIG. 2;

FIGS. 5A, 5B, and 5C illustrate a flow chart of the first part of a test algorithm for the memory test circuit of FIG. 1;

FIG. 6 illustrates the sequence of control signals generated by the first part of the test algorithm of FIG. 5;

FIGS. 7A, 7B, and 7C illustrate a flow chart of the second part of a test algorithm for the memory test circuit of FIG. 1; and

FIG. 8 illustrates the sequence of control signals generated by the second part of the test algorithm of FIG. 7.

Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of embodiments of the present invention.

DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

One method for detecting and locating memory errors is to incorporate a memory built-in test device (memBIST) in the circuit design. The memory test device writes a sequential bit pattern into every data location of each memory device. The bit pattern is generated by an algorithm that uses a bridging defect based fault model that does not depend on the physical placement of cells. The bit pattern is then read from each of the memory devices and compared with the same bit pattern that was previously written to determine whether any bit errors have

occurred. If a bit error does occur, the memory device that generated the error is reported to a central controller to facilitate replacement of the defective memory device.

5 The memory devices are tested by switching the address bus and the control lines of the memory devices from external circuitry normally used in performing the functions of the circuit design incorporating the memory devices to a test collar. The test collar contains
10 circuitry for writing a test vector into each memory location and for comparing the test vector with the data read from the corresponding memory location to detect errors. When the testing is complete, the address bus and the control lines of the memory devices are switched back
15 to the external circuitry. The built-in memory test circuit allows the memory devices to be tested in place without removing them from the circuit. The tests may therefore be performed conveniently on a periodic basis, for example, during idle time when the memory devices are
20 not being used.

 In one aspect of the present invention, a memory test circuit includes a collar for coupling to a memory device for switching an address bus and a data bus of the memory device between an external circuit and the collar in
25 response to a switching signal; and a controller coupled to the collar for generating the switching signal, a test vector, and control signals between the controller and the collar on no more than eight control lines for testing the memory device with the test vector.

30 FIG. 1 illustrates a schematic diagram of a memory test circuit 100 according to an embodiment of the

present invention. Shown in FIG. 1 are a controller 102, collars 104, memory devices 106, AND gates 108, latches 110, a "TEST_ENABLE" line 120, a "START" line 121, a "D" line 122, a "CLEAR" line 124, a "NEXT" line 126, a
5 "WRITE_ENABLE" line 128, a "MOVE" line 130, an "MBIST_GO" line 132, a "TEST_IN" line 134, and a "TEST_CLOCK" line 246. To simplify the description, the signals carried by each of the control lines are referenced by the name of the control line. For example, the signal on the "TEST_ENABLE"
10 line 120 is referred to as the "TEST_ENABLE" signal 120.

In the present invention, a single controller 102 is used to test multiple memory devices. Each memory device 106 may be one of many well known, commercially available memory devices having the same or a different
15 size without requiring a change in the controller design. Also, only seven output control lines and a single input control line are needed to connect the controller 102 to the memory devices 106 regardless of the size of the memory devices used, which simplifies routing the
20 interconnections.

The controller 102 receives the "TEST_ENABLE" signal 120 and the "START" signal 121 generated by an external source (not shown). The external source may be any suitable logic circuit for initiating a test cycle.
25 The controller 102 repeats the "TEST_ENABLE" signal 120 to generate the switching signal that causes the collars 104 to switch the address bus, the input data bus, and the control lines of the memory devices 106 between an external circuit (not shown) connected to the memory devices 106 and
30 the collars 104. The switching signal may be generated, for example, on a periodic basis according to an internal

clock during times when the memory devices 106 are not being used to function in the external circuit. Other well known means for generating the switching signal using an additional control line to the controller 102 from an external device may also be used to practice the present invention. The controller also generates test vectors for testing the memory devices 106. The test vectors are transferred to the collars 104 bit-serially on the "D" line 122 to minimize the number of control lines from the controller 102. The "START" signal 121 is generated by the "TEST_ENABLE" signal 120 according to well known techniques.

The collars 104 switch the address bus, the input data bus, and memory control lines of the memory devices 106 between an external circuit (not shown) and the collars 104 in response to the switching signal on the "TEST_ENABLE" line 120. The external circuit may be any circuit made according to well known techniques that includes the memory devices 106. The test collars 104 also format the test vectors into data words for writing into the memory devices 106 and compare the test vector written into the memory devices 106 with the data read out of the memory devices 106 to detect errors.

FIG. 2 illustrates a schematic diagram of a collar 104 for the memory test circuit of FIG. 1. Shown in FIG. 2 are a "TEST_ENABLE" line 120, a "D" line 122, a "CLEAR" line 124, a "NEXT" line 126, a "WRITE_ENABLE" line 128 (also referred to as "WE"), a "MOVE" line 130, an address register 202, a data register 204, multiplexers 206, 208, 210, 212, and 214, an address comparator 216, a data comparator 218, a "TEST_OUT" line 219, an output data

bus 220, an external input data bus 222, an internal input
data bus 224, a memory input data bus 226, an external
enable line 228, an internal enable line 230, a memory
enable line 232, an external address bus 234, an internal
5 address bus 236, a memory address bus 238, an external
write enable line 240, a memory write enable line 242, an
external clock line 244, a test clock line 246, and a
memory clock line 248.

The address register 202 is cleared by the
10 "CLEAR" signal 124 and increments to the next address in
response to each "NEXT" signal 126. The data register 204
shifts the "D" signal 122 into a data word in response to
each "MOVE" signal 130.

The multiplexers 202, 204, 206, 208, and 210
15 connect each of the memory devices 106 either to the
external circuit or to one of the test collars 104 in
response to the "TEST_ENABLE" signal. The multiplexer 202
switches the memory input data bus 226 between the external
input data bus 222 and the internal input data bus 224 in
20 response to the "TEST_ENABLE" signal 120. The multiplexer
204 switches the memory enable line 232 between the
external enable line 228 and the internal enable line 230.
The multiplexer 206 switches the memory address bus 238
between the external address bus 234 and the internal
25 address bus 236. The multiplexer 208 switches the memory
write enable line 242 between the external write enable
line 240 and the "WRITE_ENABLE" line 128. The multiplexer
210 switches the memory clock line 248 between the external
clock line 244 and the test clock line 246. The test clock
30 is generated on the "TEST_CLOCK" line 246 according to well

known techniques by circuitry included in the memory test circuit 100.

The address comparator 216 generates the internal enable signal 230 in response to the internal address 236.

5 If the internal address 236 is outside the address range of the memory device 106, then the internal enable signal 230 is false, otherwise the internal enable signal 230 is true. By only enabling the memory device 106 for addresses within its address range, memories having different sizes may be
10 tested in the same test cycle.

The data comparator 218 compares the output data 220 with the internal input data 224. If they are not identical, the data comparator 218 generates the "TEST_OUT" signal 219 with a false value. The internal enable signal
15 230 is also input to the data comparator 218 to avoid generating data errors when the memory device 106 is not enabled by the address comparator 216. The "TEST_OUT" signal 218 from each of the collars 104 is ANDed by the AND gates 108 with the "MBIST_GO" signal 132 to generate the
20 "TEST_IN" signal 134. If any of the "TEST_OUT" signals 218 is zero, then the "TEST_IN" signal 134 is also set to zero, and the "MBIST_GO" signal 132 is latched to zero. The latches 110 latch the control signals "TEST_ENABLE" 120, "D" 122, "CLEAR" 124, "NEXT" 126, "WRITE_ENABLE" 128,
25 "MOVE" 130, and "MBIST_GO" 132 in response to the "TEST_ENABLE" signal 120 and the test clock signal 246 to locate a defective memory.

FIG. 3 illustrates a schematic diagram of a data register 204 for the collar of FIG. 2. Shown in FIG. 3 are
30 flip-flops 302, 304, and 306, a "D" line 122, a "MOVE" line 130, and an internal input data bus 224. In response to

each "MOVE" signal 130, the data register 204 latches the
"D" signal 122 at the "Q" output of the flip-flop 302 while
the previous "Q" output of the flip-flop 302 is latched at
the "Q" output of the flip-flop 304, and so on down to last
5 flip-flop 306. In this manner the test vector is converted
from the serial format generated by the controller 102 into
the parallel arrangement of the internal input data bus
224.

FIG. 4 illustrates a schematic diagram of an
10 address register 206 for the collar of FIG. 2. Shown in
FIG. 4 are a "CLEAR" line 124, a "NEXT" line 126, an
internal address bus 236, a clear register 402, and an
incrementor 404.

The clear register 402 resets the internal
15 address 236 to zero in response to the "CLEAR" signal 124
and latches the output of the incrementor 404 in response
to each "NEXT" signal 126. The incrementor 404 inputs the
internal address 236, increments the address by one, and
outputs the incremented address to the clear register 402.
20 In this way the address register 206 generates every
address within the range of the corresponding memory device
106.

In another aspect of the present invention, a
method of testing a memory device includes switching an
25 address bus and control lines of the memory device between
an external circuit and a collar in response to a switching
signal; and generating the switching signal, a test vector,
and control signals from a controller coupled to the collar
by no more than eight control lines to test the memory
30 device with the test vector.

The controller 102 drives the control lines according to a test algorithm having two parts for generating a sequence of test vectors having all combinations of bit pairs. The test algorithm is
5 independent from the physical parameters of the memory devices 106 and may be used to test any type of memory.

In the first part of the test algorithm, a sequence of test vectors is generated having the form of m zeroes followed by m ones followed by m zeroes, and so on,
10 where m is a power of two in the sequence (1, 2, 4, 8, ... 2^r). r is a positive integer such that $2^r \leq n < 2^{r+1}$ where n is the maximum word size of the memory device 106. For example, for a memory device 106 having a word size of four, the sequence of test vectors generated by the test
15 algorithm is 0101, 0011, 0000. The sequence of test vectors continues with the inverse of the previous test vectors, in this example, 1010, 1100, 1111. The first test vector is written into every memory address, and the memory device is read and compared with the test vector to
20 detect errors. The next test vector is written into every memory address, and so on until each of the memory devices 106 have been checked with all the test vectors.

In the second part of the test algorithm, a test vector is generated having the form of 010101... of length
25 n . For each value of k , where k equals 1,2,4,8,..., 2^q and where 2^q is less than or equal to the size of the memory device 106 and the size of the memory device 106 is less than 2^{q+1} , i.e., $k = 1,2,4,8,...,2^q$ and $2^q \leq \text{memsize} < 2^{q+1}$. The test vector is written into the first k addresses of
30 the memory device 106, the inverse of the test vector is written into the next k addresses, the non-inverted test

vector is written into the next k addresses, and so on.
The memory device is read and compared with the test
vectors to detect possible errors. The next step, in which
the value of *invert* equals one, is identical to that
5 described above, except that the test vector has the
initial value of 101010... .

FIGS. 5A, 5B, and 5C illustrate a flow chart 500
of the first part of the test algorithm for the memory test
circuit of FIG. 1. Logic operations are indicated in
10 capital letters, for example, "A OR B" means "A logically
OR'ed with B". The logic operations used are OR, XOR
(exclusive OR), AND, and NOT. Also, the values of one and
zero associated with the logic operations are used herein
including the claims only to indicate one of two logical
15 states (true or false) and have no numerical significance.

Step 502 is the entry point for the flow chart
500.

In step 504, the parameters m , n , *memsize*, and
invert are initialized. n is the maximum word size of the
20 memory devices 106; m is a power of two in the sequence
(1, 2, 4, 8, ... 2^r) that indicates the number of times a
bit is repeated in the test vector and r is a positive
integer such that $2^r \leq n \leq 2^{r+1}$; *memsize* is the maximum
address range of the memory device 106; and *invert* is set
25 to zero for generating test vectors having a bit pattern
starting with zero or to one for generating test vectors
having a bit pattern starting with one.

In step 506, the following variables are
initialized: *isRead* is set to zero, *counter_address* is set
30 to zero, *counter_n* is set to zero, and *counter_m* is set to
one.

In step 508, the "D" signal 122 is initialized to zero.

In step 510, if *counter_m* $\geq m$, then control transfers to step 512, else control transfers to step 514.

5 In step 512, *isM* is set to one, and control transfers to step 516.

In step 514, *isM* is set to zero.

In step 516, the "D" signal 122 is set to the previous value of the "D" signal 122 XOR *isM* XOR *invert*.

10 For example, if the "D" signal 122 equals zero, *isM* equals 1, and *invert* equals 0, then the new value of the "D" signal 122 is set to $(0 \text{ XOR } 1 \text{ XOR } 0) = 1$.

In step 518, if *counter_n* $< n$, then control transfers to step 520, else control transfers to step 522.

15 In step 520, the "MOVE" signal 130 is set to one, and control transfers to step 524.

In step 522, the "MOVE" signal 130 is set to zero.

In step 524, the "NEXT" signal 126 is set to the inverse of the "MOVE" signal 130.

20 In step 526, the "WRITE_ENABLE" signal 128 is set to the inverse of the "MOVE" signal 130 AND the inverse of *isRead*. For example, if the "MOVE" signal 130 equals one and *isRead* equals 0, then the "WRITE_ENABLE" signal 128 is set to $((\text{NOT } 1) \text{ AND } (\text{NOT } 0)) = 0$.

25 In step 528, if the "MOVE" signal 130 equals one, then control transfers to 530, else control transfers to step 538.

In step 530, *counter_n* is incremented by one.

30 In step 532, if *isM* equals 1, then control transfers to step 534, else control transfers to step 536.

In step 534, *counter_m* is set equal to one, and control transfers to step 510.

In step 536, *counter_m* is incremented by one, and control transfers to step 510.

5 In step 538, if *counter_address* \geq *memsize*, then control transfers to step 540, else control transfers to step 542.

In step 540, the variable *isMemsize* is set to one, and control transfers to step 544.

10 In step 542, the variable *isMemsize* is set to zero.

In step 544, the "CLEAR" signal 124 is set to *isMemsize* OR the "START" signal 121. For example, if *isMemsize* equals zero and the "START" signal 121 equals
15 one, then the "CLEAR" signal 124 is set to (0 OR 1) = 1.

In step 546, if *isMemsize* equals zero, then control transfers to step 548, else control transfers to step 550.

In step 548, *counter_address* is incremented by
20 one, and control transfers to step 510.

In step 550, if *isMemsize* AND *isread* equals zero, then control transfers to step 552, else control transfers to step 554.

In step 552, *isRead* is set to one,
25 *counter_address* is set to zero, and control transfers to step 510.

Step 554 is the exit point for the flow chart 500.

The flow chart 500 may be implemented by logic
30 functions in a microprocessor or a field programmable gate array or other devices for performing logical functions

according to well known techniques to make the controller 102.

FIG. 6 illustrates a sequence of control signals generated by the first part of the test algorithm of FIG.

5 5. Shown in FIG. 6 are three phases 602, 604, and 606.

The notation TEST1(*m*, *n*, *memsize*, 0) means the first part of the test algorithm using the parameters *m* for the number of times a bit is repeated in a test vector, *n* for the data word size of the memory device 106, *memsize* for the number of data locations of the memory device 106, and an initial bit pattern value of zero.

In phase 602, the address register 206 is cleared and the test vector is serially clocked into the *n* outputs of the data register 204.

15 In phase 604, the address register 206 is incremented to write the test vector into every data word of the memory device 106. The alpha symbol indicates the value of the last binary digit in the test vector that is inverted every *m* digits in the next test vector.

20 In phase 606, the address register is cleared and incremented to read every data word in the memory device 106. Each data word is compared to the test vector to detect memory device errors.

FIGS. 7A, 7B, and 7C illustrate a flow chart 700 of the second part of the test algorithm for the memory test circuit of FIG. 1. Logic operations performed on logic variables are indicated in capital letters, for example, "A OR B" means "A logically OR'ed with B". The logic operations used are OR, XOR (exclusive OR), AND, and NOT. Also, as mentioned above, the values of one and zero associated with the logic operations are used herein

including the claims only to indicate one of two logical states (true or false) and have no numerical significance.

Step 702 is the entry point for the flow chart 700.

5 In step 704, the parameters *k*, *n*, *memsize*, and *invert* are initialized. *n* is the maximum word size of the memory devices 106; *memsize* is the maximum address range of the memory device 106; $k = 1, 2, 4, 8, \dots, 2^q$ where $2^q \leq \text{memsize} < 2^{q+1}$; and *invert* is set to zero for generating
10 test vectors having a bit pattern starting with zero or to one for generating test vectors having a bit pattern starting with one.

 In step 706, the variable *isRead* is set to zero.

 In step 708, the following variables are
15 initialized: *counter_address* is set to zero, *counter_n* is set to one, and *counter_k* is set to zero.

 In step 710, the "D" signal 122 is initialized to one.

 In step 712, if *counter_k* equals *k*, then control
20 transfers to step 714, else control transfers to step 716.

 In step 714, the variable *isK* is set to one, and control transfers to step 718.

 In step 716, the variable *isK* is set to zero.

 In step 718, if *counter_n* equals *n*, control
25 transfers to step 720, else control transfers to step 722.

 In step 720, the variable *isN* is set to one, and control transfers to step 724.

 In step 722, the variable *isN* is set to zero.

 In step 724, the "MOVE" signal 130 is set to *isK*
30 OR NOT *isN*.

In step 726, the "NEXT" signal 130 is set to the inverse of the "MOVE" signal.

In step 728, the "WRITE_ENABLE" signal 128 is set to the "NEXT" signal 126 AND NOT *isRead*. For example, if
5 the "NEXT" signal 126 equals one and *isRead* equals zero, then the "WRITE_ENABLE" signal 128 is set to (1 AND NOT 0) = 1.

In step 730, the "D" signal 122 is set to the previous value of the "D" signal 122 XOR the "MOVE" signal
10 130 XOR *invert*. For example, if the "D" signal 122 equals one, the "MOVE" signal 130 equals zero, and *invert* equals 1, then the new value of the "D" signal 122 is set to (1 XOR 0 XOR 1) = 0.

In step 732, if *isN* equals zero, then control
15 transfers to 734, else control transfers to step 736.

In step 734, *counter_n* is incremented by one, and control transfers to step 710.

In step 736, if *isK* equals zero, then control transfers to step 738, else control transfers to step 740.

20 In step 738, *counter_k* is incremented by one, and control transfers to step 742.

In step 740, *counter_k* is set to zero.

In step 742, if *counter_address* >= *memsize*, then control transfers to step 744, else control transfers to
25 step 746.

In step 744, the variable *isMemsize* is set to one, and control transfers to step 748.

In step 746, the variable *isMemsize* is set to zero.

30 In step 748, the "CLEAR" signal 124 is set to *isMemsize* OR the "START" signal 121. For example, if

isMemsize equals zero and the "START" signal 121 equals one, then the "CLEAR" signal 124 is set to (0 OR 1) = 1.

In step 750, if *isMemsize* equals zero, then control transfers to step 752, else control transfers to
5 step 754.

In step 752, *counter_address* is incremented by one, and control transfers to step 710.

In step 754, if *isMemsize* AND *isread* equals zero, then control transfers to step 756, otherwise, control
10 transfers to step 758.

In step 756, *isRead* is set to one, and control transfers to step 708.

Step 758 is the exit point for the flow chart
700.

15 The flow chart 700 may be implemented by logic functions in a microprocessor or a field programmable gate array or other devices for performing logical functions according to well known techniques to make the controller
102.

20 FIG. 8 illustrates a sequence of control signals generated by the second part of the test algorithm of FIG. 7. Shown in FIG. 8 are four phases 802, 804, 806, and 808. The notation $\text{TEST2}(k, n, \text{memsize}, 0)$ represents the second part of the test algorithm using the parameters k , where k
25 $= 1, 2, 4, 8, \dots, 2^q$ where $2^q \leq \text{memsize} < 2^{q+1}$; n is the data word size of the memory device 106, *memsize* is the number of data locations of the memory device 106, and zero is the initial bit pattern value.

In phase 802, the address register 206 is cleared
30 and the test vector is serially clocked into the n outputs of the data register 204.

In phase 804, the address register 206 is incremented to write the test vector 010101... into the next k locations of the memory device 106 followed by the inverse of the test vector in the next k locations, the
5 non-inverted test vector into the next k locations, and so on. The alpha symbol indicates the value of the last binary digit in the test vector that is inverted every k addresses in the next test vector.

In phase 804, the address register 206 is cleared
10 and the test vector is serially clocked into the n outputs of the data register 204.

In phase 806, the address register 206 is incremented to read every data word in the memory device 106. Each data word is compared to the test vector to
15 detect errors.

The built-in memory test circuit described above can test all combinations of bit pairs for multiple memories of various sizes using no more than eight control lines between the controller and the collar to test the
20 memory devices with the test vector.

While the invention herein disclosed has been described by means of specific embodiments and applications thereof, other modifications, variations, and arrangements of the present invention may be made in accordance with the
25 above teachings other than as specifically described to practice the invention within the spirit and scope defined by the following claims.